xt-sys/exectos
3
5
Fork 2
Code Issues 4 Pull Requests Actions Projects 1 Releases Wiki Activity

Fix SendSelfIpi to write ICR1/ICR0 sequentially and validate vector in IRR
All checks were successful
Builds / ExectOS (amd64, debug) (push) Successful in -59m21s
Details
Builds / ExectOS (amd64, release) (push) Successful in -59m23s
Details
Builds / ExectOS (i686, release) (push) Successful in -59m26s
Details
Builds / ExectOS (i686, debug) (push) Successful in -59m24s
Details

Browse Source
This commit is contained in:
Aiken Harris
2026-04-27 20:00:22 +02:00
parent 6a46dad9c5
commit 13cf7b5fe7
1 changed files with 16 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
xtoskrnl/hl/x86/pic.cc
View File

@@ -787,6 +787,7 @@ XTAPI
VOID
HL::Pic::SendSelfIpi(IN ULONG Vector)
{
APIC_COMMAND_REGISTER Register;
BOOLEAN Interrupts;
/* Check whether interrupts are enabled */
@@ -803,6 +804,13 @@ HL::Pic::SendSelfIpi(IN ULONG Vector)
}
else
{
/* Prepare APIC command register */
Register.LongLong = 0;
Register.DeliveryMode = APIC_DM_FIXED;
Register.DestinationShortHand = APIC_DSH_Self;
Register.TriggerMode = APIC_TGM_EDGE;
Register.Vector = Vector;
/* Wait for the APIC to clear the delivery status */
while((ReadApicRegister(APIC_ICR0) & 0x1000) != 0)
{
@@ -811,14 +819,15 @@ HL::Pic::SendSelfIpi(IN ULONG Vector)
}
/* In xAPIC compatibility mode, ICR0 is used */
WriteApicRegister(APIC_ICR0, Vector | (1 << 18));
}
WriteApicRegister(APIC_ICR1, Register.Long1);
WriteApicRegister(APIC_ICR0, Register.Long0);
/* Wait for the APIC to complete delivery of the IPI */
while((ReadApicRegister(APIC_ICR0) & 0x1000) != 0)
{
/* Yield the processor */
AR::CpuFunc::YieldProcessor();
/* Wait until the interrupt physically arrives in the requested state */
while((ReadApicRegister((APIC_REGISTER)(APIC_IRR + (Vector / 32))) & (1UL << (Vector % 32))) == 0)
{
/* Yield the processor */
AR::CpuFunc::YieldProcessor();
}
}
/* Check whether interrupts need to be re-enabled */