xt-sys/exectos
xt-sys/exectos
3
5
Fork 3
Code Issues 3 Pull Requests 1 Actions Projects 1 Releases Wiki Activity

Start application processor

Browse Source
This commit is contained in:
Aiken Harris 2024-07-30 15:15:50 +02:00
parent ca87eab663
commit 188e4e7a3d
5 changed files with 53 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sdk/xtdk/amd64/hltypes.h
View File

@ -51,6 +51,12 @@
#define APIC_DM_INIT 0x00000500
#define APIC_DM_STARTUP 0x00000600
#define APIC_DM_EXTINT 0x00000700
#define APIC_DM_ASSERT 0x00004000
#define APIC_DM_LEVEL 0x00008000
#define APIC_DM_BROADCAST 0x00080000
/* APIC delivery status */
#define APIC_DELIVERY_PENDING 0x00001000
/* APIC trigger modes */
#define APIC_TGM_EDGE 0

6
sdk/xtdk/i686/hltypes.h
View File

@ -56,6 +56,12 @@
#define APIC_DM_INIT 0x00000500
#define APIC_DM_STARTUP 0x00000600
#define APIC_DM_EXTINT 0x00000700
#define APIC_DM_ASSERT 0x00004000
#define APIC_DM_LEVEL 0x00008000
#define APIC_DM_BROADCAST 0x00080000
/* APIC delivery status */
#define APIC_DELIVERY_PENDING 0x00001000
/* APIC trigger modes */
#define APIC_TGM_EDGE 0

33
xtoskrnl/hl/x86/cpu.c
View File

@ -45,3 +45,36 @@ HlInitializeProcessor(VOID)
/* Set the APIC running level */
HlSetRunLevel(KeGetCurrentProcessorBlock()->RunLevel);
}
XTAPI
XTSTATUS
HlStartProcessor(IN ULONG CpuId,
IN PHYSICAL_ADDRESS EntryPoint)
{
ULONG Attempt;
/* Wait until command register is clear */
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
/* Trigger INIT IPI and wait for delivery bit to be cleared */
HlpSendIpi(CpuId, APIC_DM_INIT | APIC_DM_LEVEL | APIC_DM_ASSERT);
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
/* Deassert INIT IPI to take CPU out of reset and wait for delivery bit to be cleared */
HlpSendIpi(CpuId, APIC_DM_INIT | APIC_DM_LEVEL);
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
/* Two attempts to send STARTUP IPI */
for(Attempt = 0; Attempt < 2; Attempt++)
{
/* Trigger STARTUP IPI and wait for delivery bit to be cleared */
HlpSendIpi(CpuId, APIC_DM_STARTUP | (EntryPoint.LowPart >> 12));
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
}
/* Memory barrier */
ArMemoryBarrier();
/* Return success */
return STATUS_SUCCESS;
}

4
xtoskrnl/includes/amd64/ari.h
View File

@ -117,6 +117,10 @@ XTCDECL
VOID
ArSetInterruptFlag(VOID);
XTCDECL
VOID
ArStartApplicationProcessor();
XTCDECL
VOID
ArStoreGlobalDescriptorTable(OUT PVOID Destination);

4
xtoskrnl/includes/i686/ari.h
View File

@ -113,6 +113,10 @@ XTCDECL
VOID
ArSetInterruptFlag(VOID);
XTCDECL
VOID
ArStartApplicationProcessor();
XTCDECL
VOID
ArStoreGlobalDescriptorTable(OUT PVOID Destination);