2 attempts only
This commit is contained in:
parent
188e4e7a3d
commit
6fea2fa1e5
@ -51,7 +51,7 @@ XTSTATUS
|
|||||||
HlStartProcessor(IN ULONG CpuId,
|
HlStartProcessor(IN ULONG CpuId,
|
||||||
IN PHYSICAL_ADDRESS EntryPoint)
|
IN PHYSICAL_ADDRESS EntryPoint)
|
||||||
{
|
{
|
||||||
ULONG Attempt;
|
UCHAR Attempt;
|
||||||
|
|
||||||
/* Wait until command register is clear */
|
/* Wait until command register is clear */
|
||||||
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
|
while((HlReadApicRegister(APIC_ICR0) & APIC_DELIVERY_PENDING) != 0);
|
||||||
|
Loading…
Reference in New Issue
Block a user