Implement ArFlushTlb() routine
This commit is contained in:
parent
abdb9b25db
commit
7727888087
@ -67,6 +67,21 @@ ArCpuId(IN OUT PCPUID_REGISTERS Registers)
|
||||
return TRUE;
|
||||
}
|
||||
|
||||
/**
|
||||
* Partially flushes the Translation Lookaside Buffer (TLB)
|
||||
*
|
||||
* @return This routine does not return any value.
|
||||
*
|
||||
* @since XT 1.0
|
||||
*/
|
||||
XTCDECL
|
||||
VOID
|
||||
ArFlushTlb()
|
||||
{
|
||||
/* Flush the TLB by resetting the CR3 */
|
||||
ArWriteControlRegister(3, ArReadControlRegister(3));
|
||||
}
|
||||
|
||||
/**
|
||||
* Gets the address of the current stack register.
|
||||
*
|
||||
|
@ -67,6 +67,21 @@ ArCpuId(IN OUT PCPUID_REGISTERS Registers)
|
||||
return TRUE;
|
||||
}
|
||||
|
||||
/**
|
||||
* Partially flushes the Translation Lookaside Buffer (TLB)
|
||||
*
|
||||
* @return This routine does not return any value.
|
||||
*
|
||||
* @since XT 1.0
|
||||
*/
|
||||
XTCDECL
|
||||
VOID
|
||||
ArFlushTlb()
|
||||
{
|
||||
/* Flush the TLB by resetting the CR3 */
|
||||
ArWriteControlRegister(3, ArReadControlRegister(3));
|
||||
}
|
||||
|
||||
/**
|
||||
* Gets the address of the current stack register.
|
||||
*
|
||||
|
@ -21,6 +21,10 @@ XTCDECL
|
||||
BOOLEAN
|
||||
ArCpuId(IN OUT PCPUID_REGISTERS Registers);
|
||||
|
||||
XTCDECL
|
||||
VOID
|
||||
ArFlushTlb();
|
||||
|
||||
XTASSEMBLY
|
||||
XTCDECL
|
||||
ULONG_PTR
|
||||
|
@ -21,6 +21,10 @@ XTCDECL
|
||||
BOOLEAN
|
||||
ArCpuId(IN OUT PCPUID_REGISTERS Registers);
|
||||
|
||||
XTCDECL
|
||||
VOID
|
||||
ArFlushTlb();
|
||||
|
||||
XTASSEMBLY
|
||||
XTCDECL
|
||||
ULONG_PTR
|
||||
|
Loading…
Reference in New Issue
Block a user