Set valid calling convention for HAL routines
All checks were successful
ci/woodpecker/push/build Pipeline was successful
All checks were successful
ci/woodpecker/push/build Pipeline was successful
This commit is contained in:
parent
3ab1695968
commit
93ad0b4ea0
@ -18,30 +18,30 @@
|
|||||||
extern ULONG ComPortAddress[];
|
extern ULONG ComPortAddress[];
|
||||||
|
|
||||||
/* HAL library routines forward references */
|
/* HAL library routines forward references */
|
||||||
XTAPI
|
XTCDECL
|
||||||
BOOLEAN
|
BOOLEAN
|
||||||
HlCpuId(IN OUT PCPUID_REGISTERS Registers);
|
HlCpuId(IN OUT PCPUID_REGISTERS Registers);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlHalt();
|
HlHalt();
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
UCHAR
|
UCHAR
|
||||||
HlIoPortInByte(IN USHORT Port);
|
HlIoPortInByte(IN USHORT Port);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlIoPortOutByte(IN USHORT Port,
|
HlIoPortOutByte(IN USHORT Port,
|
||||||
IN UCHAR Data);
|
IN UCHAR Data);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
ULONG_PTR
|
ULONG_PTR
|
||||||
HlReadControlRegister(USHORT ControlRegister);
|
HlReadControlRegister(IN USHORT ControlRegister);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlWriteControlRegister(USHORT ControlRegister,
|
HlWriteControlRegister(IN USHORT ControlRegister,
|
||||||
UINT_PTR Value);
|
IN UINT_PTR Value);
|
||||||
|
|
||||||
#endif /* __XTDK_AMD64_HLFUNCS_H */
|
#endif /* __XTDK_AMD64_HLFUNCS_H */
|
||||||
|
@ -18,30 +18,30 @@
|
|||||||
extern ULONG ComPortAddress[];
|
extern ULONG ComPortAddress[];
|
||||||
|
|
||||||
/* HAL library routines forward references */
|
/* HAL library routines forward references */
|
||||||
XTAPI
|
XTCDECL
|
||||||
BOOLEAN
|
BOOLEAN
|
||||||
HlCpuId(IN OUT PCPUID_REGISTERS Registers);
|
HlCpuId(IN OUT PCPUID_REGISTERS Registers);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlHalt();
|
HlHalt();
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
UCHAR
|
UCHAR
|
||||||
HlIoPortInByte(IN USHORT Port);
|
HlIoPortInByte(IN USHORT Port);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlIoPortOutByte(IN USHORT Port,
|
HlIoPortOutByte(IN USHORT Port,
|
||||||
IN UCHAR Data);
|
IN UCHAR Data);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
ULONG_PTR
|
ULONG_PTR
|
||||||
HlReadControlRegister(USHORT ControlRegister);
|
HlReadControlRegister(IN USHORT ControlRegister);
|
||||||
|
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlWriteControlRegister(USHORT ControlRegister,
|
HlWriteControlRegister(IN USHORT ControlRegister,
|
||||||
UINT_PTR Value);
|
IN UINT_PTR Value);
|
||||||
|
|
||||||
#endif /* __XTDK_I686_HLFUNCS_H */
|
#endif /* __XTDK_I686_HLFUNCS_H */
|
||||||
|
@ -19,7 +19,7 @@
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
BOOLEAN
|
BOOLEAN
|
||||||
HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
||||||
{
|
{
|
||||||
@ -58,7 +58,7 @@ HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlHalt()
|
HlHalt()
|
||||||
{
|
{
|
||||||
@ -78,7 +78,7 @@ HlHalt()
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
UCHAR
|
UCHAR
|
||||||
HlIoPortInByte(IN USHORT Port)
|
HlIoPortInByte(IN USHORT Port)
|
||||||
{
|
{
|
||||||
@ -102,7 +102,7 @@ HlIoPortInByte(IN USHORT Port)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlIoPortOutByte(IN USHORT Port,
|
HlIoPortOutByte(IN USHORT Port,
|
||||||
IN UCHAR Value)
|
IN UCHAR Value)
|
||||||
@ -123,9 +123,9 @@ HlIoPortOutByte(IN USHORT Port,
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
ULONG_PTR
|
ULONG_PTR
|
||||||
HlReadControlRegister(USHORT ControlRegister)
|
HlReadControlRegister(IN USHORT ControlRegister)
|
||||||
{
|
{
|
||||||
ULONG_PTR Value;
|
ULONG_PTR Value;
|
||||||
|
|
||||||
@ -189,10 +189,10 @@ HlReadControlRegister(USHORT ControlRegister)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlWriteControlRegister(USHORT ControlRegister,
|
HlWriteControlRegister(IN USHORT ControlRegister,
|
||||||
UINT_PTR Value)
|
IN UINT_PTR Value)
|
||||||
{
|
{
|
||||||
/* Write a value into specified control register */
|
/* Write a value into specified control register */
|
||||||
switch(ControlRegister)
|
switch(ControlRegister)
|
||||||
|
@ -19,7 +19,7 @@
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
BOOLEAN
|
BOOLEAN
|
||||||
HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
||||||
{
|
{
|
||||||
@ -58,7 +58,7 @@ HlCpuId(IN OUT PCPUID_REGISTERS Registers)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlHalt()
|
HlHalt()
|
||||||
{
|
{
|
||||||
@ -78,7 +78,7 @@ HlHalt()
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
UCHAR
|
UCHAR
|
||||||
HlIoPortInByte(IN USHORT Port)
|
HlIoPortInByte(IN USHORT Port)
|
||||||
{
|
{
|
||||||
@ -102,7 +102,7 @@ HlIoPortInByte(IN USHORT Port)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlIoPortOutByte(IN USHORT Port,
|
HlIoPortOutByte(IN USHORT Port,
|
||||||
IN UCHAR Value)
|
IN UCHAR Value)
|
||||||
@ -123,9 +123,9 @@ HlIoPortOutByte(IN USHORT Port,
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
ULONG_PTR
|
ULONG_PTR
|
||||||
HlReadControlRegister(USHORT ControlRegister)
|
HlReadControlRegister(IN USHORT ControlRegister)
|
||||||
{
|
{
|
||||||
ULONG_PTR Value;
|
ULONG_PTR Value;
|
||||||
|
|
||||||
@ -183,10 +183,10 @@ HlReadControlRegister(USHORT ControlRegister)
|
|||||||
*
|
*
|
||||||
* @since XT 1.0
|
* @since XT 1.0
|
||||||
*/
|
*/
|
||||||
XTAPI
|
XTCDECL
|
||||||
VOID
|
VOID
|
||||||
HlWriteControlRegister(USHORT ControlRegister,
|
HlWriteControlRegister(IN USHORT ControlRegister,
|
||||||
UINT_PTR Value)
|
IN UINT_PTR Value)
|
||||||
{
|
{
|
||||||
/* Write a value into specified control register */
|
/* Write a value into specified control register */
|
||||||
switch(ControlRegister)
|
switch(ControlRegister)
|
||||||
|
Loading…
Reference in New Issue
Block a user