xt-sys/exectos
xt-sys/exectos
1
2
Fork 3
Code Issues Pull Requests 2 Actions Projects Releases Wiki Activity

Implement HlLoadGlobalDescriptorTable() intrinsic
All checks were successful
ci/woodpecker/push/build Pipeline was successful
Details

Browse Source
This commit is contained in:
Rafal Kupiec 2023-01-23 20:13:51 +01:00
parent adc6677c9d
commit d3d8d144a0
Signed by: belliash
GPG Key ID: 4E829243E0CFE6B4
4 changed files with 48 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sdk/xtdk/amd64/hlfuncs.h
View File

@ -59,6 +59,10 @@ VOID
HlIoPortOutLong(IN USHORT Port,
IN ULONG Value);
XTCDECL
VOID
HlLoadGlobalDescriptorTable(IN PVOID Source);
XTCDECL
VOID
HlLoadTaskRegister(USHORT Source);

4
sdk/xtdk/i686/hlfuncs.h
View File

@ -59,6 +59,10 @@ VOID
HlIoPortOutLong(IN USHORT Port,
IN ULONG Value);
XTCDECL
VOID
HlLoadGlobalDescriptorTable(IN PVOID Source);
XTCDECL
VOID
HlLoadTaskRegister(USHORT Source);

20
xtoskrnl/hl/amd64/cpufunc.c
View File

@ -236,6 +236,26 @@ HlIoPortOutLong(IN USHORT Port,
"Nd" (Port));
}
/**
* Loads the values in the source operand into the global descriptor table register (GDTR).
*
* @param Source
* Specifies a memory location that contains the base address of GDT.
*
* @return This routine does not return any value.
*
* @since XT 1.0
*/
XTCDECL
VOID
HlLoadGlobalDescriptorTable(IN PVOID Source)
{
asm volatile("lgdt %0"
:
: "m" (*(PSHORT)Source)
: "memory");
}
/**
* Loads Task Register (TR) with a segment selector that points to TSS.
*

20
xtoskrnl/hl/i686/cpufunc.c
View File

@ -236,6 +236,26 @@ HlIoPortOutLong(IN USHORT Port,
"Nd" (Port));
}
/**
* Loads the values in the source operand into the global descriptor table register (GDTR).
*
* @param Source
* Specifies a memory location that contains the base address of GDT.
*
* @return This routine does not return any value.
*
* @since XT 1.0
*/
XTCDECL
VOID
HlLoadGlobalDescriptorTable(IN PVOID Source)
{
asm volatile("lgdt %0"
:
: "m" (*(PSHORT)Source)
: "memory");
}
/**
* Loads Task Register (TR) with a segment selector that points to TSS.
*