perikiyoxd/exectos
1
0
Fork 0
forked from xt-sys/exectos
Code Pull Requests Activity
1,014 Commits 5 Branches 0 Tags
e99e563aff71805a992fc44c792dcc6167695467
Commit Graph
1014 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
harraiken e99e563aff Correct .modinfo section parsing 2025-08-25 12:07:49 +02:00
harraiken 0b40a3fb10 Refactor MMU for multi-paging support and add 5-Level paging 2025-08-23 20:03:56 +02:00
harraiken a84ef21571 Adjust LA57 base addresses to prevent overflow 2025-08-21 01:42:36 +02:00
harraiken 1ef2560ef6 Enable LA57 by invoking the trampoline code 2025-08-21 00:14:49 +02:00
harraiken d1b14fccdd Resolve build issues caused by the last commit 2025-08-20 21:08:43 +02:00
harraiken 88b3a57962 Allow specifying an allocation type when allocating pages 2025-08-20 20:59:31 +02:00
harraiken 9f6121e9b2 Map the physical page for trampoline code 2025-08-20 20:37:55 +02:00
harraiken 4a7ea6009d Expose ArEnableExtendedPhysicalAddressing function in XTDK 2025-08-20 20:23:44 +02:00
harraiken c4a7df6f38 Extract trampoline code into a separate file 2025-08-20 20:20:35 +02:00
harraiken 2468d80078 Add trampoline to enable 5-level paging 2025-08-20 00:20:10 +02:00
harraiken ebae8c655c Expand CR4, MSR, and EFER register definitions 2025-08-19 23:59:58 +02:00
harraiken 1a0bc7f65f Update and correct CR4 bit definitions 2025-08-19 21:45:13 +02:00
harraiken 91a5db2ee4 Implement PML5 support in XtpMapHardwareMemoryPool 2025-08-18 12:13:48 +02:00
harraiken b639bf3077 Implement PML5 self-mapping 2025-08-18 11:59:05 +02:00
harraiken c409400cbf Correct VA masking in AMD64 page mapping functions 2025-08-18 01:07:28 +02:00
harraiken d602038858 Temporarily disable LA57 paging 2025-08-18 00:10:32 +02:00
harraiken 017b8603d5 Align parameters in PTE manipulation functions 2025-08-17 21:55:21 +02:00
harraiken a9dd1eaacd Implement MmpSetPteCaching function for AMD64 architecture 2025-08-17 21:51:43 +02:00
harraiken f30d3df5b3 Implement PTE manipulation functions for AMD64 architecture 2025-08-17 21:48:28 +02:00
harraiken c3ece4f317 Fix type usage in XtpMapHardwareMemoryPool 2025-08-17 00:51:26 +02:00
harraiken 1e11acee72 Refactor hardware memory mapping to use page map routine callbacks 2025-08-17 00:47:56 +02:00
harraiken 57193eecc0 Implement PML2/PML3 page table routines 2025-08-17 00:45:12 +02:00
harraiken 720d525b95 Assign page map routines 2025-08-17 00:29:28 +02:00
harraiken f77f2bbf92 Introduce architecture-specific page map routines 2025-08-17 00:23:19 +02:00
harraiken 0ed59f223c Relocate page mapping helpers and add PML5 support 2025-08-16 21:07:54 +02:00
harraiken de2973ac42 Implement page map info initialization 2025-08-16 20:28:05 +02:00
harraiken 8491e5fed1 Remove PageMapLevel from the loader information block 2025-08-16 20:18:34 +02:00
harraiken 6a330e38f2 Consolidate paging-related globals into MmpPageMapInfo 2025-08-16 20:14:18 +02:00
harraiken 1dcd3fceed Define page map information structure for both supported architectures 2025-08-16 20:08:12 +02:00
harraiken 5768d4bba6 Prepare for architecture-specific paging initialization 2025-08-16 19:58:00 +02:00
harraiken f85fe31b38 Adapt i686 memory mapping to new PML3 types 2025-08-16 00:36:20 +02:00
harraiken 22f81a106b Update forward declarations for PML2/PML3 types 2025-08-16 00:33:18 +02:00
harraiken 7e08dc286e Separate types for legacy (PML2) and PAE (PML3) paging 2025-08-16 00:29:20 +02:00
harraiken 3ca6d04f6b Add definitions for 5-level paging and refactor constants 2025-08-16 00:22:21 +02:00
harraiken e57985da8d Rename MM_LA57_SHIFT to MM_P5I_SHIFT for consistency 2025-08-15 20:49:25 +02:00
harraiken 8a23cc444f Merge branch 'master' into harraiken_mm 2025-08-15 11:30:48 +02:00
harraiken 2e0a87e596 Use __asm__ to comply with disabled GNU extensions 2025-08-15 11:07:07 +02:00
harraiken e8771dfc5b Use __asm__ to comply with disabled GNU extensions 2025-08-15 00:32:56 +02:00
harraiken 030575592c Revert 'Fix broken HlpInitializeAcpiSystemDescriptionTable implementation' 2025-08-11 23:30:40 +02:00
harraiken 88fba6d408 revert 'Fix broken HlpInitializeAcpiSystemDescriptionTable declaration' 2025-08-11 23:29:57 +02:00
harraiken 2375a653fe Resolve potential PDE conflict in non-PAE boot path 2025-08-11 20:59:00 +02:00
harraiken bf291613a3 Add debug messages to display PML set by bootloader 2025-08-10 18:07:26 +02:00
harraiken 406c0a0cd2 Fix broken HlpInitializeAcpiSystemDescriptionTable declaration 2025-08-10 17:48:48 +02:00
harraiken c9f9f87973 Fix broken HlpInitializeAcpiSystemDescriptionTable implementation 2025-08-10 17:48:01 +02:00
harraiken 383d5eeb06 Add missing forward declaration to resolve compile issue 2025-08-10 17:43:27 +02:00
harraiken dce2c50b9d Replace hardcoded PML level with dynamic detection using XtpDeterminePagingLevel 2025-08-10 17:39:38 +02:00
harraiken e888befee1 Add boot menu entry for booting ExectOS with XPA (eXtended Physical Addressing) disabled 2025-08-10 17:35:37 +02:00
harraiken a33a45fc20 Implement paging level detection for AMD64 based on CPUID and boot parameters 2025-08-10 17:27:12 +02:00
harraiken 23e8be1097 Remove PAE support check to allow both PAE and non-PAE configurations 2025-08-10 17:25:04 +02:00
harraiken 800810169d Fix XtpDeterminePagingLevel after renaming CPUID requests 2025-08-10 17:19:44 +02:00