xt-sys/exectos
xt-sys/exectos
3
5
Fork 3
Code Issues 3 Pull Requests 2 Actions Projects 1 Releases Wiki Activity

Align parameters in PTE manipulation functions
All checks were successful
Builds / ExectOS (amd64, debug) (push) Successful in 23s
Details
Builds / ExectOS (i686, debug) (push) Successful in 25s
Details
Builds / ExectOS (amd64, release) (push) Successful in 40s
Details
Builds / ExectOS (i686, release) (push) Successful in 40s
Details

Browse Source
This commit is contained in:
Aiken Harris 2025-08-17 21:55:21 +02:00
parent a9dd1eaacd
commit 017b8603d5
Signed by: harraiken
GPG Key ID: C40F06CB7493C1F5
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
xtoskrnl/mm/i686/pmap.c
View File

@ -137,8 +137,8 @@ MmpPml2PteValid(PHARDWARE_PTE PtePointer)
XTAPI XTAPI
VOID VOID
MmpSetPml2Pte(PHARDWARE_PTE PtePointer, MmpSetPml2Pte(PHARDWARE_PTE PtePointer,
PFN_NUMBER PageFrameNumber, PFN_NUMBER PageFrameNumber,
BOOLEAN Writable) BOOLEAN Writable)
{ {
PtePointer->Pml2.PageFrameNumber = PageFrameNumber; PtePointer->Pml2.PageFrameNumber = PageFrameNumber;
PtePointer->Pml2.Valid = 1; PtePointer->Pml2.Valid = 1;
@ -164,8 +164,8 @@ MmpSetPml2Pte(PHARDWARE_PTE PtePointer,
XTAPI XTAPI
VOID VOID
MmpSetPml2PteCaching(PHARDWARE_PTE PtePointer, MmpSetPml2PteCaching(PHARDWARE_PTE PtePointer,
BOOLEAN CacheDisable, BOOLEAN CacheDisable,
BOOLEAN WriteThrough) BOOLEAN WriteThrough)
{ {
PtePointer->Pml2.CacheDisable = CacheDisable; PtePointer->Pml2.CacheDisable = CacheDisable;
PtePointer->Pml2.WriteThrough = WriteThrough; PtePointer->Pml2.WriteThrough = WriteThrough;
@ -207,8 +207,8 @@ MmpPml3PteValid(PHARDWARE_PTE PtePointer)
XTAPI XTAPI
VOID VOID
MmpSetPml3Pte(PHARDWARE_PTE PtePointer, MmpSetPml3Pte(PHARDWARE_PTE PtePointer,
PFN_NUMBER PageFrameNumber, PFN_NUMBER PageFrameNumber,
BOOLEAN Writable) BOOLEAN Writable)
{ {
PtePointer->Pml3.PageFrameNumber = PageFrameNumber; PtePointer->Pml3.PageFrameNumber = PageFrameNumber;
PtePointer->Pml3.Valid = 1; PtePointer->Pml3.Valid = 1;
@ -234,8 +234,8 @@ MmpSetPml3Pte(PHARDWARE_PTE PtePointer,
XTAPI XTAPI
VOID VOID
MmpSetPml3PteCaching(PHARDWARE_PTE PtePointer, MmpSetPml3PteCaching(PHARDWARE_PTE PtePointer,
BOOLEAN CacheDisable, BOOLEAN CacheDisable,
BOOLEAN WriteThrough) BOOLEAN WriteThrough)
{ {
PtePointer->Pml3.CacheDisable = CacheDisable; PtePointer->Pml3.CacheDisable = CacheDisable;
PtePointer->Pml3.WriteThrough = WriteThrough; PtePointer->Pml3.WriteThrough = WriteThrough;