|
|
e0bcac3722
|
Implement generic PFN list linking function
|
2026-03-25 15:03:33 +01:00 |
|
|
|
466b0c8eab
|
Introduce helper functions for querying the software prototype and transition bits of PTE
|
2026-03-25 15:03:33 +01:00 |
|
|
|
374f404324
|
Introduce per-page-color modified page lists
|
2026-03-25 15:03:33 +01:00 |
|
|
|
6308fd048b
|
Remove redundant check for invisible memory regions
|
2026-03-25 15:03:33 +01:00 |
|
|
|
4963ff5367
|
Initialize PTE template dynamically to resolve build warnings
|
2026-03-25 15:03:33 +01:00 |
|
|
|
e0e3482326
|
Prevent initialization of invisible memory ranges
|
2026-03-25 15:03:33 +01:00 |
|
|
|
896803e248
|
Improve formatting
|
2026-03-25 15:03:33 +01:00 |
|
|
|
b5ebd24f24
|
Adjust thread initialization to match new stack allocator signature
|
2026-03-25 15:03:33 +01:00 |
|
|
|
e1144da195
|
Simplify stack page count calculation
|
2026-03-25 15:03:33 +01:00 |
|
|
|
0c9ea2ed20
|
Implement kernel stack allocation logic
|
2026-03-25 15:03:33 +01:00 |
|
|
|
43d0e8932d
|
Implement logic to link physical pages to PTEs
|
2026-03-25 15:03:33 +01:00 |
|
|
|
d88fa93df9
|
Introduce page fault handling infrastructure
|
2026-03-25 15:03:33 +01:00 |
|
|
|
9cfc22e1f3
|
Reserve space for color tables to fix invalid memory access
|
2026-03-25 15:03:33 +01:00 |
|
|
|
d9a95527f3
|
Ensure page map structures are self-mapped
|
2026-03-25 15:03:33 +01:00 |
|
|
|
47606faded
|
Initialize paged pool sizing logic
|
2026-03-25 15:03:33 +01:00 |
|
|
|
b6c5bae289
|
Minor style fixes in MM includes
|
2026-03-25 15:03:33 +01:00 |
|
|
|
330c9e3eaf
|
Update PTE support to use safe write accessors
|
2026-03-25 15:03:33 +01:00 |
|
|
|
2854f77159
|
Refactor memory clearing calls and cleanup code style
|
2026-03-25 15:03:33 +01:00 |
|
|
|
75dfcec5a6
|
Implement PFN database initialization and memory descriptor processing
|
2026-03-25 15:03:33 +01:00 |
|
|
|
f33fa0fdaf
|
Expose PFN database lookup via GetPfnEntry
|
2026-03-25 15:03:33 +01:00 |
|
|
|
cdad8ffe2c
|
Implement tracking of available physical pages
|
2026-03-25 15:03:33 +01:00 |
|
|
|
425780de69
|
Initialize system PTE pools and implement reservation routines
|
2026-03-25 15:03:33 +01:00 |
|
|
|
446d9af325
|
Initialize system page tables and configure kernel mappings
|
2026-03-25 15:03:33 +01:00 |
|
|
|
536d59c3a8
|
Include mm/colors.cc in kernel build configuration
|
2026-03-25 15:03:33 +01:00 |
|
|
|
4192e93157
|
Introduce page coloring support to memory manager
|
2026-03-25 15:03:33 +01:00 |
|
|
|
b32c66110b
|
Add storage for PFN database size
|
2026-03-25 15:03:33 +01:00 |
|
|
|
cdb3c1a8da
|
Initialize memory manager during kernel startup
|
2026-03-25 15:03:33 +01:00 |
|
|
|
5e54aca398
|
Update modified page list enum terminology
|
2026-03-25 15:03:33 +01:00 |
|
|
|
68604e1bc0
|
Update memory manager type definitions and constants
|
2026-03-25 15:03:33 +01:00 |
|
|
|
a4b36827e4
|
Bring up i686 page table initialization
|
2026-03-25 15:03:33 +01:00 |
|
|
|
e8512e9f45
|
Fix physical page count overflow by using 64-bit type
|
2026-03-25 15:03:33 +01:00 |
|
|
|
0448217c06
|
Fix PTE free list sentinel handling
|
2026-03-25 15:03:33 +01:00 |
|
|
|
f9b27b48b0
|
Select correct self-map base for PAE and non-PAE paging
|
2026-03-25 15:03:33 +01:00 |
|
|
|
eb621e0264
|
Extend PTE helpers with raw read and write support
|
2026-03-25 15:03:33 +01:00 |
|
|
|
ed769e023f
|
Respect architecture-specific PTE layouts and write PTEs via PML-aware helpers
|
2026-03-25 15:03:33 +01:00 |
|
|
|
08b095d47c
|
Make PPE mapping architecture-specific
|
2026-03-25 15:03:33 +01:00 |
|
|
|
87aa3494f9
|
Add early spin lock initialization
|
2026-03-25 15:03:33 +01:00 |
|
|
|
244af13500
|
Clarify page table entry offset semantics
|
2026-03-25 15:03:33 +01:00 |
|
|
|
e6d2574bf9
|
Fix paging abstraction for PDE/PTE virtual address calculation
|
2026-03-25 15:03:33 +01:00 |
|
|
|
6f9e537e86
|
Implement initial virtual memory layout setup
|
2026-03-25 15:03:33 +01:00 |
|
|
|
be6ad1658f
|
Update SelfMapAddress
|
2026-03-25 15:03:33 +01:00 |
|
|
|
a45cd95b6f
|
Call page table initialization
|
2026-03-25 15:03:33 +01:00 |
|
|
|
3c5bb52152
|
Add virtual address validation and system PTE helpers
|
2026-03-25 15:03:33 +01:00 |
|
|
|
3a311a0497
|
Move memory layout initialization to architecture-specific code
|
2026-03-25 15:03:33 +01:00 |
|
|
|
140b25ff76
|
Architecture-specific system PTE limits
|
2026-03-25 15:03:33 +01:00 |
|
|
|
c760016ee5
|
Extend memory layout
|
2026-03-25 15:03:33 +01:00 |
|
|
|
6a55b1a42c
|
Remove unsupported PML4/PML5 PTE interfaces
|
2026-03-25 15:03:33 +01:00 |
|
|
|
d8b2af8f1e
|
Split PTE implementation per architecture
|
2026-03-25 15:03:33 +01:00 |
|
|
|
28fc0ab435
|
Compute PTE count per page from entry size
|
2026-03-25 15:03:33 +01:00 |
|
|
|
329c22ae82
|
Implement early page table mapping routines
|
2026-03-25 15:03:33 +01:00 |
|
